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Abstract —  DC fault current limiters (FCL) are becoming 
increasingly important for the prompt DC fault clearance of 
modular multilevel converter (MMC) based HVDC grid. This 
paper proposes a hybrid FCL topology, in which the main current 
limiting circuit is composed of thyristors, capacitors and an 
inductor. Detailed theoretical analysis of the current limiting 
processes was carried out to check the electrical stresses. The 
relationship between the voltage stress and the current limiting 
time was analyzed, then a design method for the FCL parameters 
was provided. An effective method for fast bypassing the FCL 
inductor was proposed to reduce the energy dissipation when fault 
current is interrupted by a DC Circuit Breaker (DCCB). The 
dynamic performance of the proposed approach has shown that 
the proposed FCL can effectively limit the rate of rising of the DC 
fault current and reduce the energy dissipation. 
Index Terms—Modular multilevel converter (MMC); HVDC 
grid; fault current limiter (FCL); energy dissipation; DC Circuit 
Breaker (DCCB). 
 
NOMENCLATURE 
DCCB Direct current circuit breaker 
FCL Fault current limiter 
LCS Load commutation switch 
UFD Ultra fast disconnector 
CFB Current flow branch 
IBB Inductor bypassing branch 
CCB Current commutation branch 
IB Inductor branch 
MOV Metal-oxide varistor 
I. INTRODUCTION 
IGH voltage direct current (HVDC) grids employing 
the modular multilevel converters (MMC) are considered 
to be one of the effective solutions for transferring the 
fluctuating renewable source energies over long distances 
through overhead transmission lines or cables [1]-[3]. A major 
challenge to the development of future HVDC grids is the 
countermeasures against DC-side short-circuit fault [4]. The DC 
line impedance is much smaller than ac line impedance, hence 
DC faults cause very large rate of rising of the fault currents. 
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The hybrid DC circuit breaker (DCCB) can provide an effective 
solution to deal with DC faults [5]. However, high capital cost, 
large volume and weight are the main drawbacks of the current 
DCCBs [6]. Reduction of the interrupting current of DCCBs can 
contribute to reducing the total amount of energy dissipation in 
DCCBs, which in turn to decrease the size and weight of 
DCCBs. 
For the purpose of reducing the interruption current, the 
intrinsic DC-side smoothing reactors are often installed at both 
ends of the DC transmission lines. However, the reactance 
cannot be too large, otherwise the construction cost will increase 
and the dynamic characteristics of the HVDC will be 
deteriorated [7]. Hence there is a need of DC fault current 
limiters (FCL) which are only activated when the DC fault 
current approaches a preset value without affecting the normal 
operation of HVDC grids.  
FCLs can be classified into four categories:  
⚫ Superconducting FCLs [8], [9]. They utilize the zero-
resistance characteristic and full diamagnetic resistance of the 
superconducting materials, which shows low impedance when 
the HVDC grid operates in normal state and turns into high 
impedance rapidly when a short-circuit fault occurs [8]. 
However, due to the high cost of the superconducting 
technology, it takes long time for them coming to real HVDC 
systems. 
⚫ Solid-state FCLs (SSFCL) [10], [11]. They use pure 
power electronic devices as switches, thus can operate within a 
very short period of time once the fault is detected. However, 
due to the limited voltage and current ratings of the individual 
device, the SSFCLs usually need hundreds of such devices, 
which brings large on-state losses and thus not widely employed 
in the HVDC systems. This drawback is very similar to the 
solid-state DCCBs [12], [13]. 
⚫ Mechanical FCLs [14]. The FCLs use fast mechanical 
switch to break the normal current path at the zero-crossing of 
the AC currents and the current limiting impedance is connected 
to the short-circuit loop to limit the rate of rising of the fault 
current. In HVDC systems, similar to the mechanical DCCBs, 
the mechanical FCLs also need L-C resonance circuit to create 
a zero-crossing of the DC current. Although the world’s first 
mechanical DCCB has been installed in a 160 kV HVDC link 
in China Southern Grid (CSG) [15], its applicability in higher 
DC voltage system such as 500 kV is not yet proved. Therefore, 
due to the technical challenge when creating the zero-crossing, 
the mechanical FCLs will encounter large difficulties in HVDC 
system. 
⚫ Hybrid FCLs. Unlike the hybrid DCCBs, there are 
very few references focusing on the hybrid FCLs. In [16] a 
hybrid DCCB with current limiting capability is proposed, 
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which is essentially a reciprocating DCCB. In the case of a 
temporary DC fault, it can work as a fault current limiter without 
interrupting the DC fault currents. However, the current limiting 
mode of the DCCB in [16] can be only used in medium voltage 
range and not suitable for HVDC system. In [17], a hybrid 
DCCB uses fast thyristors to achieve the purpose of fault 
interruption is proposed. The DCCB structure takes full use of 
the thyristors and capacitors to transfer the fault currents 
between adjacent branches, therefore, minimized number of 
IGBTs are used and the overall cost as well as the power losses 
are significantly reduced. 
Considering huge volume and weight of existing DCCBs 
for DC grids, a current limiting module within a hybrid DCCB 
[18,19] may lead to an unexpected increase of volume and 
weight, high complexity in operation, and difficulties in 
maintenance. It is easier to design a separate FCL to a DCCB 
for industrial installation. Due to the overcurrent demand for 
semi-conductors and energy dissipation demand of MOV are 
both related to current square, a reduction of fault current will 
significantly reduce the total investment. This is the main 
advantage and motivation to design the FCL. In addition, the 
two independent devices may benefit industrial manufacture 
and maintenance. Although one disadvantage of the FCL is the 
slight increase of the power losses under normal condition, this 
can be accepted as the total investment is reduced. The 
requirement on the coordination between FCL and DCCB could 
increase complexity, but this can be solved within system design 
and protection setting. Considering that the investment can be 
decreased by using FCL, it is worth of further studying the 
hybrid FCL under various fault and operation conditions. 
This paper proposes a bidirectional hybrid FCL using fast 
thyristors and capacitors, compared to the Alstom Grid’s hybrid 
DCCB structure proposed in [17], the technical features of the 
proposed FCL include: 
⚫ The proposed FCL will respond to a fault earlier than 
DCCB, thus the peak current of FCL will be less than using a 
DCCB only, and the voltage levels of these two devices are 
similar, ,so the required number of thyristors, capacitors, and 
surge arresters of the FCL are less than the DCCB in [17] 
⚫ When the companion DCCB of the proposed FCL is 
interrupting the fault current, the current limiting inductor in the 
proposed FCL is intentionally bypassed by the inductor bypass 
branch to accelerate the decay of the fault current, thus enabling 
faster operation of the DCCBs. 
⚫ The proposed FCL can naturally reduce the total 
energy dissipation in the companion DCCB, and the FCL 
inductor bypassing operation can further reduce the energies. 
The rest of the paper is structured as follows: Section Ⅱ 
presents the topology and basic current limiting process of the 
proposed FCL. Section Ⅲ carries out the detailed theoretical 
analysis of the current limiting process. Section IV shows how 
the FCL inductor is bypassed when DCCB interrupts the 
currents. Section V conducts the electromagnetic transient 
(EMT) simulations and Section VI concludes this paper. 
II. TOPOLOGY AND BASIC PRINCIPLE OF THE PROPOSED FCL 
A.  Topology of the Proposed FCL 
Fig. 1 shows the proposed FCL, in order to limit the DC 
fault currents from both directions, all the devices are connected 
in parallel back-to-back, which are distinguished by subscripts 
“a” and “b”. Note that in Fig. 1 single devices are drawn while 
in practice a lot of devices may need to be series connected to 
withstand the DC voltage. 
 
Fig. 1  The topology of the proposed FCL 
The FCL has four branches, the detailed structure and 
function of these branches are introduced below: 
⚫ The current flow branch (CFB). It is composed of an 
ultrafast disconnector (UFD) and a load commutation switch 
(LCS), which is often used in the hybrid HVDC breakers [19]. 
The LCS is formed by IGBT valve T1 and diode valve D. 
⚫ The inductor bypassing branch (IBB). It is a thyristor 
valve T2, which is used for providing a bypassing path for the 
current , and can help to ensure reliable opening of the UFD at 
zero current and zero voltage. 
⚫ The current commutation branch (CCB). It includes 
the thyristor valve T3 and capacitor C. The capacitor is used to 
ensure the reliable turn-off of T2, and the reverse charging of 
the capacitor can store partial energies and suppress the rising 
rate of the fault current. Note that the capacitor voltage polarity 
in Fig.1 is the pre-charge direction of the capacitor and the 
capacitor has an on-line charging capability. Currently, the pre-
charging of the capacitor in the HVDC system can use isolated 
auxiliary power supply or laser energy charger, and the initial 
voltage polarity of the capacitors are shown in Fig. 1. 
⚫ The inductor branch (IB). It is a series connection of 
the thyristor valve T4 and the current limiting inductor L. This 
branch is used to insert the FCL inductor L into the fault loop to 
suppress fault current rising. Ref. [17] uses a structure where the 
thyristor and capacitor are connected in series. It uses the 
clamping voltage of the arrester parallel with the capacitor to 
keep the voltage across the UFD sufficiently small when it is 
opening. 
B.  Current-Limiting Process Analysis 
When the HVDC system is in normal operation, the UFD 
and LCS in the CFB shown in Fig. 1 are closed. Assume the 
FCL is located at the left side of the line, the fault current 
flowing through the FCL will be from left to right, then the 
current limiting process of the proposed FCL is as follows: 
i. When the rate of rising and instantaneous value of the  
fault current value both exceed the preset threshold values, a 
turn-on signal is first sent to T2a, and the current will start to 
commutate to T2a immediately, then after a reasonable time 
delay (100μs in this paper), a turn-off signal is sent to LCS 
module. When the UFD current is smaller than the residual 
current, the UFD is signaled to open. 
ii. After the UFD is fully open, a turn-on signal is sent to 
T3a and T4a, and T3a is turned on due to the forward-biased 
T2a
T3a
T2b
T3b
T1a T1b
UFD
T4a
T4b
Ca
Cb
L
Current flow 
branch(CFB)
DaDbLCS
Inductor bypassing 
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Current commutation 
branch(CCB)
Inductor branch(IB)
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voltage. Then Ca starts to discharge and the voltage of Ca is 
immediately imposed across T2a, which means the voltage on 
T2a is reverse biased. So the anode current of T2a will quickly 
drop to zero and the current in the FCL will be rapidly 
transferred from T2a branch to Ca branch. When current in T2a 
is zero, Ca is not fully discharged, T2a will continue to 
withstand reverse voltage provided by Ca after a certain period 
of time and then turn off completely. 
iii. After the voltage on Ca drops to zero, Ca continues to 
be charged in reverse, and T4a is turned on due to the forward-
biased voltage, and then the current limiting inductor L is 
inserted into the fault circuit. At this moment, the fault current 
starts to charge the capacitor Ca, the increased Ca voltage can 
oppose the increase of the fault current. In addition, the Ca 
voltage make the T4a forward-biased and T4a is turned on as 
the pulse signal has already been sent to T4a. Thus L is also 
inserted into the circuit to limit the current. 
The proposed FCL is an active device, and existing DC 
reactor is a passive device, which means the propose FCL 
provides a flexible choice in the change of inductance and make 
it easy to get a balance between system dynamic performance 
under steady state and current limiting performance under fault 
[20]. Superconducting FCL were proposed in [8,9], which 
however has more limitation in the overheating and less control 
flexibility comparing to the proposed thyristor based FCL. 
Existing variable magnetic inductors [21] can only be used in 
the low voltage level, while the thyristor based FCL can suit for 
various voltage levels. Comparing to other power electronics 
based FCL [22], the proposed thyristor based FCL uses 
capacitor discharge and recharge to insert additional inductor, 
which avoid the use of MOV and result in a soft current limiting 
process, which will bring benefit to extend the reliability of the 
power electronics devices. 
III. STAGE BY STAGE THEORETICAL ANALYSIS OF THE 
CURRENT LIMITING PROCESS 
A.  Theoretical Analysis 
As shown in Fig. 2, assume the DC line is grounded at 
time t0, where Ldc is a smoothing reactor, Rline and Lline are 
equivalent line impedances under lumped parameters. The 
cconverter station is modelled as a constant DC source Udc and 
system inner resistance Rs. The results calculated with the DC 
source and the four-terminal bipolar HVDC grid simulation are 
shown in Section V. The reference directions for all the 
following physical variables are shown in Fig. 2. Note that the 
surge arresters for the semiconductor devices in the proposed 
FCL are not shown for simplicity purpose, and their 
configurations are similar to the hybrid DCCB reported in [17]. 
The symbols of all the timings during the fault current limiting 
process are given in Table 1. 
Table 1 Symbols of the timing during the current limiting process 
t0 t1 t2 t3 t4 t5 
The 
fault 
occurs 
Fault 
detected 
The 
UFD 
is 
fully 
open 
uCa=0 
End of 
capacitor 
discharge 
iCa=0 
Inductor 
is fully 
inserted 
DCCB 
starts to 
interrupt 
the 
current 
 
 
Fig. 2  Equivalent circuit of the FCL for analysis of the current 
limiting process. 
Stage 1:  t0≤t≤t2 
At t0, the DC line current where the FCL is located rises. 
It is expressed as follows: 
0
1
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line s
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Where, In is the rated current value of this line, and the 
time constant is given as:
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1
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+
                                    (2) 
After the overcurrent is detected at time t1, the thyristor 
T2a is turned and the LCS is turned off after 100μs time delay. 
During t1<t<t2, the current flows through T2a, the on-state 
resistances are sufficiently small that the DC current can still be 
expressed as (1). 
Stage 2:   t2≤t≤t3 
At t2, the contacts of the UFD reach the rated open 
distance. At the same time, T3a receives the turn-on signal and 
it is turned on under forward-biased voltage. Due to the turn-on 
of T3a, the voltage of Ca is imposed across T2a, and the voltage 
across T2a immediately becomes reversed and the anode current 
of T2a decreases rapidly. Since the initial voltage polarity of 
capacitor Ca is opposite to the direction of the DC current, the 
DC current is rapidly drawn to the Ca branch. Therefore, the 
fault current is rapidly transferred from T2a to T3a and Ca, and 
this period of time can be ignored when conducting the 
theoretical analysis. Then the capacitor Ca starts to discharge 
and the dynamic process can be described as: 
Ca
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The initial value of uca is U0; ignoring the period of time 
when T2a current drops to zero, t2 is substituted into (1) to 
obtain iCa(t2)=iDC(t2)=I0. By substituting the initial value into (3) 
we can obtain: 
2
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where, all the variables are defined as follows: 
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Although the anode current of the T2a decreases to zero 
rapidly, it still needs to withstand the reverse voltage for a 
certain period of time to make sure that its blocking capability 
is fully recovered. Therefore, to ensure that the discharge time 
of Ca is not too short, the time duration that uca is greater than 
zero in (4) should be sufficiently long for T2a to be completely 
turned off. For this reason, special attentions should be paid on 
the design of the parameters, which will be discussed in next 
sub-section. 
Stage 3:  t3≤t<t4 
At t3, uCa=0, Ca just finished discharging, and then it 
begins to be charged in reverse. T4a is turned on due to the 
positive voltage. Ignoring the DC line resistance, system 
resistance and on-state voltage drop of thyristors T3a and T4a. 
Equation (6) can be obtained by KVL: 
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Equation (6) can be re-written as: 
2
Ca dc line
dc line a Ca dc2
d
( ) ( 1)
d
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The initial conditions are uCa(t3)=0 and iCa(t3)=I1 obtained 
from (4) and (5). Substituting them into (7), yields 
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where, all the variables are defined as follows: 
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During the reverse charging process of Ca, its voltage uCa 
will increase and its current iCa will decrease gradually. 
Although the system voltage is larger than the capacitor voltage, 
the difference is becoming smaller, and thus idc will keep raising 
but the rate of rising is decreasing accordingly. When the 
capacitor voltage is equal to the system voltage, the DC line 
current starts to decrease, and the voltages on the smoothing 
reactor and line inductance become negative. The capacitor 
voltage then gradually become higher than the system voltage. 
Assuming that iCa become zero at time t4, then the voltage of Ca 
rises to the maximum value UCa_max at this moment. This value 
affects the withstand voltage requirement for the thyristor 
valves T2 and T3. 
Stage 4:  t4≤t≤t5 
In order to get UCa_max, t4 should be calculated first. We 
can get multiple time values by setting iCa in (8) to be zero: 
( )2 1 3/ /t arctan E E t= +                     (10) 
Since tant is a periodic function, multiple t can be 
obtained from (10), and t4 is the smallest value which is greater 
than t3. Then UCa_max=uCa(t4) can be obtained by substituting t4 
into (8). 
In the following we will check whether T3a can be turned 
off successfully, which is determined by the maximum positive 
voltage of T2a UT2a_max and the maximum reverse voltage of T3a 
UT3a_max. At t4-, the inductor voltage is equal to the voltage of Ca; 
at t4, the capacitor voltage reaches a maximum value, and the 
current iCa flows through T3a become zero; at t4+, the capacitor 
branch CCB is disconnected. Ignoring the DC line resistance 
and system resistance, the voltage on T2a and T3a are easily 
obtained by KVL after t4: 
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Equation (11) can be further simplified as: 
dc
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dc line
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In (12), UCa_max is smaller than zero, and its absolute value 
is greater than Udc. Therefore, the uT3a(t4+) must be smaller than 
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zero, and the thyristor valve T3a has to withstand reverse 
voltage immediately after t4. Subsequently, T3a can be reliably 
turned off when the reverse voltage across it lasts for a certain 
period of time. Therefore, at t4, uT3a rises from zero to uT3a(t4+), 
and thus UT3a_max=uT3a(t4+); uT2a changes from -Uca_max to 
uT2a(t4+), and UT2a_max=-Uca_max. 
After t4, the DC fault current is completely commutated to 
the current limiting inductor branch (IB). Then idc(t4)=I2 is 
obtained by substituting t4 into equations (6) and (8), then idc 
after t4 is expressed as: 
2
2
( )
dc
dc 2 2
line s
( )(1 e )
t t
U
i I I
R R
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−
−
= − − +
+
        (13) 
where,
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dc line
2
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R R
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+ +
=
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                            (14) 
If the DCCBs do not operate, the DC current idc will 
increase according to (13). The insertion of the FCL inductor 
makes τ2>τ1, thus the rate of rising of the fault current will be 
noticeably decreased. 
B.  Parameter Design of the FCL 
Based on the above analysis of the current limiting process, 
the design methods for the capacitance Ca and the pre-charge 
voltage U0 are discussed here. 
The values of Ca and U0 have large impact on i) the voltage 
of the power electronic valve groups and ii) the operational 
timing sequence of the FCL. The valve groups include T1a, T2a, 
and T3a, where T1a withstands a small voltage because it is 
series connected with the UFD, and the voltages on T2a and T3a 
have been analyzed in detail in Section III. The maximum 
voltage across T4a is determined by the pre-charge voltage of 
Ca before it is turned on. The current limiter action time is (t4-
t1), where (t2-t1) is the UFD action time, and (t3-t2) is the turn-
off time of the thyristor T2, and both of them can be seen as 
constants. Therefore, only the charging duration of Ca (t4-t3) is 
concerned here, which is represented by ∆t1.It is seen from 
equations (8) to (10) that the above two points i) and ii) are 
related to Ca, L, and I1. 
For the FCL inductor L, its value can be initially determined 
according to the DC voltage level of the HVDC system and the 
requirements for the current limiting effect in the actual HVDC 
project. In this paper, a ±500 kV system is used, and L is 
selected to be 0.375H. 
For I1, I1=iCa(t3) can be obtained from (4). It cannot be 
obtained in advance if Ca is unknown, but it can be estimated. 
The reason is as follows: I1 is the value of iCa when the capacitor 
voltage is zero. At this time, iL is still zero, and thus I1 is also 
equal to the current of the DC line iDC (t3); During t2~t3, Ca 
discharges, and since Ca is within microfarad range, the 
capacitor discharge has little impact on the fault current, thus I1 
is mainly determined by the HVDC system parameters. Since 
the discharge time of Ca is very short, it can be estimated by 
idc(t2) in (1). In the ±500kV HVDC system, I1 is calculated to be 
15.46 kA by under the following preconditions, the smoothing 
reactance Ldc = 0.075H, In = 2 kA, Rline = 0, Lline = 0 (suppose 
the fault occurs at the end of the DC line), the opening time of 
the UFD is 2ms, and the preset threshold value for the DC fault 
is 1.2 In. 
When L and I1 are determined, the capacitance of Ca can be 
designed. The relationship among Ca, UT2a_max, and ∆t1 can be 
obtained by substituting the above parameters into equations (8) 
to (10). And the relationship is shown in Fig 3. 
 
Fig. 3  Relationship of Ca, UT2a_max and ∆t1 
In Fig. 3(a), the smaller Ca corresponds to smaller ∆t1. 
This means as Ca decreases, the required time for charging Ca 
become shorter, and the FCL inductor can be inserted into the 
system faster. Further the DC current will drop faster due to Ca's 
rapid charge. However, the smaller the Ca is, the greater the 
maximum voltage across T2a will be, which is shown in Fig. 
3(b). Especially starting from 10μF, as Ca decreases, the 
maximum voltage of T2a increases rapidly. From 30μF, the 
maximum voltage of T2a changes slowly as Ca increases. As 
shown in Fig. 3(c), when Ca is between 10μF and 30μF, the 
maximum voltage of T2a is moderate and the current transfer 
time is relatively short. Therefore, it is recommended that the 
value of Ca be selected between 10μF and 30μF. 
From (12) it is seen that UT2a_max and UT3a_max only differ 
by a constant, hence only UT2a_max is discussed here. After Ca is 
determined, U0 can be designed. To ensure that Ca always 
provides reverse voltage to T2a during the turn-off process, U0 
can be obtained by setting the turn-off time to a given Toff, 
substituting t=t2+Toff into equations (4) and (5), and setting uCa 
in (4) to zero.This section aims to find feasible control 
objectives for the hybrid MMCs which can interrupt the source-
side current feeding to the HVDC grid, and then propose 
suitable control strategies to achieve the control objectives. 
IV. FAST BYPASSING OF THE CURRENT LIMITING INDUCTOR 
A.  Fast Bypassing Process of the Inductor  
The FCL is effective in decreasing the rate of rising of the 
fault currents, the companion DCCB which is responsible for 
interrupting the fault current in the faulted line will benefit from 
the FCL, in terms of either smaller interrupting current or longer 
allowed interruption time. 
In the following, the hybrid DCCB topology [23] from 
ABB is selected to work as the companion DCCB of the 
proposed FCL for fault current interruption. After the action of 
the main circuit breaker, the arrester starts to dissipate energies, 
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and the fault current will descend immediately. However, the 
current limiting inductor in the fault circuit will decelerate the 
decay of the fault currents. In this paper, the FCL can use the 
thyristor valve T2 in the IBB to bypass the FCL inductor, 
thereby the proposed topology along with the control method 
can shorten the DCCB interruption time. 
The overall process is described as follows: 
i. Fault current commutation: When the overcurrent is 
detected, the proposed FCL and its companion DCCB start 
transferring the fault current at the same time: Both LCS 
modules are turned off, both UFDs begin to open, IGBTs in the 
DCCB main breaker are turned on, and T2a in the FCL is turned 
on, and the current path is shown in Fig.4 (a) 
ii. Current limiting:. The fault current start to charge 
capacitor and current on the L raise gradually. The FCL starts to 
limit the fault current, as showed in Fig.4 (b). 
 
Fig. 4  Current flow diagram: (a) fault current commutation, (b) 
current limiting. 
iii. Fast bypassing of the FCL inductor: When the 
protection system identifies the fault line, the DCCB receives 
the second triggering signal, the IGBTs in the DCCB main 
breaker are turned off, the arrester begins to consume energy, 
and the fault line current decreases rapidly. Then the voltage 
polarity of the inductor will become negative in Fig.2. Hence 
the voltage on T2b will be forward-biased and the T2b will be 
successfully turned on when the T2b is given a turn-on signal at 
the same time, and the current path is shown in Fig.5 (a). The 
inductor is then bypassed, since the current that flows through 
the inductor remains unchanged, the energies are temporarily 
stored there. The current in T2b is determined by the DC current 
and there is a circulation in L and T2b. Due to the arrester energy 
dissipation, the DC current continues to decrease. When fault 
current drops to zero, the disconnector in DCCB can completely 
clear the faulted line. 
iv. Energy transfer of current limiting inductor: Because of 
the stored magnetic field energy of 1/2LI32 in the L and a 
circulation between L and T2b after the interruption, it is 
necessary to transfer this part of energy rapidly. Specifically, 
after the faulty line is isolated, a turn-on signal is sent to T3b. 
Then, similar to the current limiting principle described in 
Section Ⅰ, the voltage on the capacitor Cb first turns off T2b due 
to the reverse voltage, and then Cb starts to be charged in reverse. 
The current path is shown in Fig. 5(b). The current in L 
gradually decreases to zero, and the energies stored in L are 
completely transferred to Cb.  
All the thyristors in the FCL will be selected according to 
the peak fault current across the FCL which occurs at the current 
limiting process. As analyzed in the subsection (iii) above for 
Fast bypassing of the FCL inductor, the fault current through the 
dc line was commutated to T2b gradually during the bypass 
process of the FCL, bypassing L doesn’t cause any surge current. 
In addition, the current limit and fault current interruption take 
no more than 10ms, which is within the overcurrent tolerance 
capability a thyristor [24]. No overheat is expected. Thus the 
selection of the thyristor specifications according to the peak 
fault current is sufficient to ensure safe operation of the FCL. 
 
Fig. 5  Current flow diagram: (a) fast bypassing of inductor, (b) 
energy transfer of inductor. 
B.  Approximate Calculation of Reduced DCCB Energy 
Dissipation Due to the Inductor Bypassing 
It is assumed that the IGBTs in the main breaker of the 
faulted line DCCB are turned off at t5, then the arrester starts 
to consume energy, and the DC current drops to zero at t6. The 
time period t5~t6 is recorded as the interruption time ∆t2. To 
calculate ∆t2, the energy dissipation of the arrester can be 
simplified by assuming that the arrester voltage is always held 
at its clamping voltage. The clamping voltage can be expressed 
as kUmovn, in which Umovn is the arrester rated voltage and k is a 
constant. 
In ∆t2, ignoring the energy dissipation of the resistor, the 
energy conservation equation is as follows 
2 22
dc dc e 3 movn dc0 0
1
d d
2
t t
U i t L I kU i t
 
+ =         (15) 
where, Le is the sum of the inductance in the fault circuit. 
The KVL equation of the circuit is given as: 
dc
e movn dc
d
d
i
L kU U
t
= − +                           (16) 
I3=idc(t5) can be obtained from (13) by setting t = t5. Then 
idc can be solved by substituting the initial value of I3 into (16) 
movn dc
dc 3
e
kU U
i I t
L
−
= −                         (17) 
By substituting (17) into (15), after integration and 
simplification, the ultimate equation can be expressed as 
2
2 2
3 e 3
e
1
0
2 2
t I t L I
L

−  +  − =                   (18) 
where, 
movn dckU U = − . 
The equation (18) can be solved as: 
2 e 3 /t L I  =                                    (19) 
When the arrester starts to consume energy, T2b is turned 
on and the FCL inductor is bypassed, then Le1=Ldc+Lline. If no 
action is taken and the inductor still exists in the circuit, then 
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Le2=Ldc+Lline. From (19), it can be seen that the reduction of Le 
can reduce the interruption time ∆t2. 
Referring back to equation (15), the reduction of ∆t2 
causes the first term on the left side to decrease, which means 
the source side energy needs to be dissipated decreases. The 
reduction of Le causes the second term on the left to decrease, 
which means the magnetic field energy is temporarily stored 
by L and does not need to be dissipated by the DCCB. By 
combing (15), (17), (19) and letting Le2 and Le1 to be Le 
respectively, the reduced energy dissipation of the DCCB due 
to bypassing the FCL inductor can be obtained: 
 
2 dc
save 3
1
( 1)
2
U
E LI

= +                              (20) 
where, UDC/γ is a positive number, hence it can be seen that 
the reduced DCCB energy dissipation is considerable. 
V. MODEL VALIDATIONS 
A.  Theoretical Verification of FCL Operation Characteristics 
The theoretical calculation and simulation results are 
compared in a single-ended equivalent system to verify the 
correctness of the theoretical analysis, the rationality of the 
parameter design, the current limiting effect, and the effect of 
bypassing the FCL inductor. 
The schematic diagram of the simulation system is the same 
to Fig. 2. Rated DC voltage Udc=±500kV, rated DC current 
In=2kA, equivalent internal resistance of the AC source Rs=1Ω, 
smoothing reactance Ldc=0.075H, Rline=0.5Ω, Lline=0.041H, the 
time for the UFD contacts to reach the rated open distance is 
2ms, and the turnoff time for the fast thyristor is 50μs. 
According to the theoretical analysis, the designed capacitance 
Ca=Cb=15μF, the initial value of the capacitor voltage 
U0=50kV, FCL inductance L=0.375H. The arrester rated 
voltage Umovn=500 kV, and k is taken as 1.96. 
The single pole-to-ground fault shown in Fig. 2 is initiated 
at time t=0.3. The FCL and DCCB start current transfer when 
an overcurrent of 20% is detected, and all the switches and 
power electronics operate in the timing sequence described 
previously. The simulation results of the DC current, the CCB 
and IB current of the FCL, voltage across Ca, and the stress of 
each switching device in the current limiting and disconnecting 
processes are shown by the solid line in Fig. 6, the waveforms 
drawn from theoretical expressions are shown by the dotted line 
in Fig. 6. 
In Fig. 6, the theoretical calculation and simulation 
waveforms match very well, which can prove the correctness of 
the theoretical analysis. The slight error in iL and idc during t3~t4 
is due to the fact that the small line resistance and system 
resistance are ignored in equation (6). However, if the resistance 
is taken into consideration, the analytical formulas will be more 
complicated. After t4, the error of iL is derived from the 
cumulative calculation error from t3 to t4, and the error of idc is 
derived from the difference between the simplified 
characteristics and the actual characteristics of arresters. For the 
enlarged part of time period t2~t3: Fig. 6(d) shows that uCa is 
reduced from 50kV to 0 during this period, which is the 
discharge process of Ca. Fig. 6(e) shows that uT2a is always less 
than 0 during this period of time. The reverse voltage time on 
the thyristors is determined by capacitance, pre-charge voltage 
and fault current, in this simulation case, reverse voltage 
provided by the pre-charge capacitor is 65us and it is enough for 
thyristors reliable turning off. And this further proves the 
rationality of the parameter design methods of U0 and Ca. 
 
Fig. 6 Comparison of the calculation and simulation results: (a) the 
DC current, (b) the current of capacitor Ca, (c) the current of inductor 
L, (d) the voltage of capacitor Ca, (e) the voltage of capacitor T2a and 
(f) the voltage of capacitor T3a. 
Focusing on the verification of the current limiting effect, 
when the DCCB is not operating, waveforms are plotted 
according to the expressions in section Ⅲ.A and they are shown 
in Fig. 7 for two cases which are with the FCL and without the 
FCL. 
 
Fig. 7  Proposed FCL effect compared with free discharge fault 
current 
It can be seen that the FCL reduces the DC fault current, 
the rate of rising of the fault current decreases after the FCL 
inductor is fully inserted, and the fault current at 5ms after the 
fault is reduced by 75.4%. 
To verify the current limiting inductor bypassing effect, for 
two cases where inductor is bypassed or not in the DCCB 
interruption process. The comparison of DC current and energy 
dissipation in the DCCB is shown in Fig. 8.  
The interruption time is shortened by 4.30ms in Fig. 8 (a). 
Substituting the parameters into equation (19), the interruption 
time ∆t2 is 1.33ms with the inductor bypassed, and ∆t2 is 5.64ms 
with the inductor remaining inserted, which is reduced by 
4.31ms and is relatively close to 4.30ms. In Fig. 8 (b), the energy 
dissipated by the DCCB is reduced by 11.47MJ, which is pretty 
close to the energy Esave is 11.65MJ calculated from equation 
(20). The error mainly comes from assuming the surge arrester 
voltage remains unchanged. 
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Fig. 8 Verification of the FCL inductor fast bypassing process. 
In addition, in order to demonstrate the rationality of the 
inductor energy transfer process, the simulation results are 
shown in Fig. 9.  
 
Fig. 9  Simulations of inductor energy transfer of FCL. 
It can be seen from the enlarged part of Fig. 9 that T2b can 
withstand the reverse voltage of a period after the current has 
dropped to zero. As uCb gradually increases, iL and iCb gradually 
drop to zero, and the energy in the inductor is completely 
transferred to the capacitor Cb. 
B.  Verification in a Bipolar Four-terminal HVDC Grid  
Fig. 10 is a schematic diagram of a ±500kV four-terminal 
HVDC grid. The converter station has a bipolar structure. The 
overhead lines adopt the frequency-dependent model in PSCAD. 
The rated DC current between the MMC1 and MMC4 station is 
2 kA, and the FCL parameters are the same as in Section Ⅴ. A. 
At t=1s, a positive pole-to-ground fault occurs at the midpoint 
point of the Line 14.  
When a fault is detected, the FCL is triggered using a lower 
threshold value, and It takes longer time for the DCCB to 
operate due to a higher threshold and discriminative relaying 
protection. When a DCCB senses an occurrence of a fault, it 
takes more time to judge if the fault is within the protection zone 
of the DCCB before operating the DCCB. Thus, it is not 
possible to operate a DCCB earlier. However a FCL can operate 
immediately after sensing the occurrence of a fault without 
considering selectivity. The fault current is limited to a much 
smaller value when the DCCB start to operate, thus only a small 
capacity of DCCB is needed. Although the operation of the FCL 
could affect fault current profile which in turn influences the 
fault detection and discrimination of the DCCB, proper 
protection settings can be designed to avoid inaccurate 
operation of the DCCB. When the FCL is triggered by a short 
disturbance, and DCCB is triggered by protection system. The 
FCL will be restored to normal operation by reclosing its current 
flow branch. The energy storage in the inductor can be absorbed 
through energy transfer process in Section IV. 
 
Fig. 10  Diagram of four-terminal bipolar HVDC grid. 
Fig. 11 shows the simulation results of all the branch 
currents when the FCL and DCCB at the DC bus of MMC1 
operate and the current limiting inductor is bypassed during the 
DCCB interruption. The overall trend is the same as in Section 
Ⅴ. A. The main reason for the difference in value and current 
ripple is that the R-L lumped parameters used in the theoretical 
analysis may not accurately reproduce the frequency 
characteristics of the actual transmission line [25], [26]. Another 
reason is the discharge and coupling of the capacitances of the 
converter sub-modules in the HVDC grid. 
 
Fig. 11  Simulation waveforms of FCL applied in HVDC grid. 
In order to verify current limiting and inductor bypassing 
effects of the proposed FCL, three scenarios are compared, in 
the first scenario, the FCL does not act, only the DCCB operates; 
And in the second scenario, FCL acts, but the current limiting 
inductor is not bypassed during the DCCB interruption. In the 
third scenario, FCL acts and bypassed when the DCCB 
interruption. Respectively shows the comparison of the DC fault 
current, DCCB voltage, and DCCB energy dissipation in the 
above three cases. 
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Fig. 12  Comparison of three cases: (a) DC current (b) voltage on 
DCCB (c) energy dissipation in MOV 
Fig.12 (a) shows that, due to the current limiting the fault 
current is reduced by 62.1% within 5ms after the fault. The 
bypassing of current limiting inductor accelerates the 
interruption process of the DCCBs. If the FCL inductor is not 
bypassed, although the fault current is reduced, the larger 
inductor will prevent fault current decrease, and the interruption 
time will increase. Fig. 11(b) shows that the peak voltages of 
DCCBs are almost identical, this is due to the overvoltage of 
DCCB is mainly determined by the threshold DC voltage value 
of the MOV, which is the same in all three cases. In the case 
when the FCL inductor is bypassed, the interruption time is the 
shortest and the voltage drop process is the fastest. 
It can be seen from Fig. 12(c) that, although the interruption 
time is slightly increased in the case when the inductor is not 
bypassed, the energy dissipation is still reduced because the 
fault current is significantly reduced. Since the current limiting 
and bypassing of the inductor reduce the interruption time and 
the fault current, the total energy dissipation is reduced by 
82.8%, which reduces the requirements for the DCCB arrester 
to a large extent. 
VI. CONCLUSIONS 
This paper proposes a hybrid fault current limiter (FCL) 
and investigates its operating principle, parameter design, and 
the FCL inductor bypassing during interruption of DCCBs. 
The the thyristors to be help turned off through the pre-
charged capacitor, and the current limiting inductor can be 
inserted with simple logic. Capacitor charging and the insertion 
of the FCL inductor can effectively suppress the rising of the 
fault current. The FCL and its control logics are applied on a 
four-terminal bipolar MMC-HVDC grid. After 5ms of the fault, 
the fault line current is reduced by 62.1%. 
During the process of DCCB interruption, the FCL 
inductor is intentionally bypassed, which can shorten the 
interruption time, and further reduce the total amount of 
energies to be dissipated in the DCCBs. The energy dissipation 
is reduced by 82.8% in this paper. 
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